



International Symposium on VLSI Design and Test

VDAT 2022: **VLSI Design and Test** pp 435–449

[Home](#) > [VLSI Design and Test](#) > Conference paper

Synthesis of LUT Based Approximating Adder Circuits with Formal Error Guarantees

[Pooja Choudhary](#) , [Lava Bhargava](#), [Masahiro Fujita](#) & [Virendra Singh](#)

Conference paper | [First Online: 17 December 2022](#)

586 Accesses | **1** Citations

Part of the [Communications in Computer and Information Science](#) book series (CCIS, volume 1687)

Abstract

Approximate computing relaxes accuracy, enhance efficiency, and benefit in terms of area. It is widely popular in emerging applications like mining, search, vision, recognition where inaccuracies are tolerable. This tolerance towards errors is exploited to design circuits. The most crucial stage is to strike the proper balance between error and output quality. A systematic framework is used for

Virendra Singh

 [View ORCID ID profile](#)

Department of Electrical Engineering & Department of Computer Science and Engineering, Indian Institute of Technology, Bombay, 400076, India

[View author publications](#)

You can also search for this author in [PubMed](#) | [Google Scholar](#)