SPRINGER LINK

Log in

= Menu

Search

□ Cart



International Symposium on VLSI Design and Test

VDAT 2022: **VLSI Design and Test** pp 435–449

<u>Home</u> > <u>VLSI Design and Test</u> > Conference paper

Synthesis of LUT Based

Approximating Formal Error

Lava Bhargava Diew ORCID ID profile

<u>Pooja Choudhary</u> ⊠,

Department of Electronics and Communication Engineering, Malaviya National Institute of Technology, Jaipur, 302017, India

<u>Virendra Singh</u>

View author publications

Conference paper | <u>F</u>

You can also search for this author in

586 Accesses **1** <u>Ci</u>

<u>PubMed</u> | <u>Google Scholar</u>

Part of the Communic

Science book series (CCIS, voiume 1687)

Abstract

Approximate computing relaxes accuracy, enhance efficiency, and benefit in terms of area. It is widely popular in emerging applications like mining, search, vision, recognition where inaccuracies are tolerable. This tolerance towards errors is exploited to design circuits. The most crucial stage is to strike the proper balance between error and output quality. A systematic framework is used for