




International Symposium on VLSI Design and Test

VDAT 2022: **VLSI Design and Test** pp 435–449

[Home](#) > [VLSI Design and Test](#) > Conference paper

Synthesis of LUT Based Approximating Adder Circuits with Formal Error Guarantee

[Pooja Choudhary](#) , [Lava Bhargava](#), [Virendra Singh](#)

Masahiro Fujita  [View ORCID ID profile](#)

Design and Education Center, VLSI, University of Tokyo, Bunkyo City, Japan

Conference paper | [First Online: 17 Dec 2022](#)

[View author publications](#)

586 Accesses | **1** Citations

You can also search for this author in

Part of the [Communications in Computer Science](#) book series (CCIS, volume 168)

[PubMed](#) | [Google Scholar](#)

Abstract

Approximate computing relaxes accuracy, enhance efficiency, and benefit in terms of area. It is widely popular in emerging applications like mining, search, vision, recognition where inaccuracies are tolerable. This tolerance towards errors is exploited to design circuits. The most crucial stage is to strike the proper balance between error and output quality. A systematic framework is used for