Hands-on training and workshop on Xilinx Vivado VLSI EDA tool and FPGA trainer kits.10-11 April 2018

- 1. **Title of the activity:** Hands-on training and workshop on Xilinx Vivado VLSI EDA tool and FPGA Trainer Kits
- 2. About the activity:-

a. Objective of Workshop:

Main Objective was to provide hands on knowledge in Digital VLSI using FPGA board. This workshop provides the participants with an introduction to digital design tool flow in Xilinx programmable devices (PLDs) using Vivado Design software suite. The program will focus on practical aspects and include examples which are relevant to the current industry requirements. Lab sessions will include the following:

- Digital Design concepts.
- FPGA design flow using Vivado.
- Block Memory implementation in vivado.
- FSM implementation in Vivado & XSIM simulation
- Vivado logic analyzer & its features
- Introduction to HLS
- Optimizing for Area and Resources

b. Expected Outcome of Workshop:

Participant will be able to get the hands on knowledge of Digital VLSI design flow on FPGA boards using Xilinx Vivado EDA tool.

Other Outcomes of the event

(a) **Benefits to Faculties**

- Faculty Skill Development: Faculties gains valuable information regarding different stages of VLSI, XILINX (Vivado), HDL that improve their teaching quality, content etc.
- > Participants got more practical exposure to the digital circuit design.
- They can demonstrate knowledge and understanding of the tool and carry out research in different areas of VLSI resulting in publications and product development.
- Helpful in achieving the course outcomes of different VLSI courses like VHDL, VERILOG.

(b) Benefits to Students

After completion of workshop students will be able to

- > Design and develop innovative projects in the field of VLSI.
- ▶ Recognition of the need for, and an ability to engage in life-long learning.
- (c) **Duration** 10 to 11 April, 2018 (Two Days)

(d) Venue – M. Tech. Lab (ECL-06), ECE Deptt.

e. Type of Workshop – National

3. Details of the activity:

a. External Resource Person:

S. No.	Name	Organization	Country
1	Mr. Ankur Sangal	Senior Application Engineer, CoreEL	India
		Technologies (I) Pvt. Ltd., Delhi	

b. Number of participants: 22

Faculties/ Participants: 14

Faculty/ Participants List

- 1) Dr. Swati Arora
- 2) Mamta Jain
- 3) Vikas Pathak
- 4) Pooja Choudhary
- 5) Neeraj Jain
- 6) Rahul Pandey
- 7) Manju Choudhary
- 8) Priyanka Sharma
- 9) Namrata Joshi
- 10) S. Sarabjeet Singh
- 11) Shanu Tripathi
- 12) Ashish Sharma
- 13) Abhilasha Yadav
- 14) Suman Sharma

Students List: 8

- 1) Yogesh Soni
- 2) Yamini Rathore
- 3) Harshit Mathur
- 4) Divya Rahtore
- 5) Ankita Sharma
- 6) Ashmita Menariya
- 7) Ila Roy
- 8) Vivek Jaimini

c. Attainment of the Objective:

The objective and outcome of workshop is successfully achieved by all participants.

d. Brief proceedings of each day of the activity:

Day 1:

- 7-Series Architecture Overview
- Lab 1: Vivado Design Flow
 - Use Vivado IDE to create a simple HDL design. Simulate the design using the XSIM HDL simulator available in Vivado design suite. Generate the bitstream and verify in hardware.
- Synthesis Technique
- Lab 2: Synthesizing a RTL Design
 - Synthesize a design with the default settings as well as other settings changed and observe the effect.
- Implementation and Static Timing Analysis
- Lab 3: Implementing the Design
 - Implement the synthesized design of previous lab, perform timing analysis, generate bitstream, download the bitstream and verify the functionality.

Day 2:

- IP Integrator
- Lab 4: Using the IP Catalog and IP Integrator
 - Use the IP Catalog to generate a clock resource and instantiate in a design. Use IP Integrate to generate a core and instantiate in the design.
- Xilinx Design Constraints
- Lab 5: Xilinx Design Constraints
 - Create a project with I/O Planning type, enter pin locations, and export it to the rtl. Then create the timing constraints and perform the timing analysis.
- Hardware Debugging
- Lab 6: Hardware Debugging
 - Use Mark Debug feature and also available Integrated Logic Analyzer (ILA) core (available in IP Catalog) to debug the hardware.

4. Enclosures:-

- a. Workshop Notice
- **b.** Attendance of Participants
- c. Feedback form of participants

Workshop Notice

Notice

Date: 07/04/2018

Subject: Hands-on training and workshop on Xilinx Vivado VLSI EDA tool

This is/inform to all that Department of Electronics and communication Engineering is going to organize an hands-on training and workshop on Xilinx Vivado VLSI EDA tool and FPGA Trainer Kits from 10/04/2018 to 11/04/2018. The workshop will be conducted by Technical persons (Trainers) from CoreEL Technologies (I) Pvt. Ltd, Delhi office. All Interested Faculty members can attend this workshop.

Venue : ECL-06 (M. Tech. Lab) Day : 10 - 11 April, 2018 Time: 8:00 AM to 3:30 PM

to

likal_ 7/4/18 Vikas Pathak (Associate Prof.)

S.K. Ahan

S. K. Bhatnagar (HOD, ECE)

Attendance of Participants

SCoree Institution Name :- Swami Keshvanand Institute of Technology, Jaipur TRAINING/Installation on: - Vivado Design Suite with Nexys 4 DDR & Zybo No of days: 02 Days CoreEL Trainer: --- -- ANKUR SANGAL ------signature-DATE: - --- from----- 10/04/2018 ----- to------ 11/04/2018 ----Venue: -----ECE Department, SKIT Jaipur--FACULTY IN CHARGE OF INSTITUITION: Likas Pathak signature DEPARTMENT: seal Feedback Signature NAME OF Email id Contact 1-10 number PARTICIPANT / College Name (10 being highest) nota NAMRATA JOSHI 9982154678 10 namita in 10 shany; bupathi 8209414895 SHAND TRIPATHI ermanta @ yahoo. 09 9772740951 Mamter Jain coin Poojachardhary 87 @ gmail. com 9460869377 19 Pooja choudhare manjuchoudhary 7694724109 10 met @ gmail. Mayn Choudhas ashilasha852@ gmail.com 9891387276 10 Ashlasha Yada aloreswell 4 09 9982036054 aur ora Domell. con engizy 09 34686685 Jain mael lom 9828483502 07 850385 09 ashist slavine - fitt 969494 10 Ashion Sharon (gmail lom 5550 CoreEL Technologies (India) Pvt Ltd. 21,7TH MAIN I BLOCK KORAMANGAL BANGALORE-560034

Cores			- 1	0
Technolo	Visiegnil.co	810793-	09	Keize
yante Shoome when Panday OGIESH SONT	rahul ec. 29	707510	98	Rout
new Panday	yogesticonillo	96801176	09	yogeth
CHESH SONT	vogeshconitio	86	08	Upinge
vek Jaimini	11 @ gmall	9462728991		Sala
VER DATHORE	dwya-rawou	-	08	
IVYA RATHORE	ashu menentya @ gmall . (m	8769124508	08	Ann
mith Menangya	quei 1988 @Yan	2-036		Anveita
ANKITA SHARMA		1	09	Ale Bay
Ila Roy	illeroy 611 @gmail		109	102.
Ila Nay			1200	
	_			
			-	
			1	
		-7, 200		
	-			
			-	
				_
			-	
			-	
			-	-

Feedback form of participants

		on				
		do VLSI ED.				
•		11 April 201	8			
	Feed	lback Form				
Jame of Participant:						
Ceaching Experience:						
) What is your overall assess)
		3	4		5	
2) Which topics or aspects of	2					
) Did the workshop achieve		ne objectives	No			
	Yes					
) Knowledge and information	a gained from					
Met your expectations		Yes		No	Some	low
5) Will be useful/applicable in	my work	Definitely	Mostly	Son	nehow	Not at all
5) How do you think the work	shop could h	ave been ma	le more eff	ective?		
) Comments and suggestions		ctivities or in			would be	useful, for
the future?						
Signature of Participant						
		HANK YOU				